

HAQ: Hardware-Aware Automated Quantization

Kuan Wang*, Zhijian Liu*, Yujun Lin*, Ji Lin, and Song Han
{kuanwang, zhijian, yujunlin, jilin, songhan}@mit.edu
Massachusetts Institute of Technology

Abstract

Model quantization is a widely used technique to compress and accelerate deep neural network (DNN) inference. Emergent DNN hardware accelerators begin to support flexible bitwidth (1-8 bits) to further improve the computation efficiency, which raises a great challenge to find the optimal bitwidth for each layer: it requires domain experts to explore the vast design space trading off among accuracy, latency, power, and model size, which is both time-consuming and sub-optimal. Conventional quantization algorithm ignores the different hardware architectures and quantizes all the layers in an uniform way. In this paper, we introduce the **H**ardware-Aware **A**utomated **Q**uantization (HAQ) framework which leverages the reinforcement learning to automatically determine the quantization policy, and we take the hardware accelerator’s feedback in the design loop. Rather than relying on proxy signals such as FLOPs and model size, we employ a hardware simulator to generate direct feedback signals to the RL agent. Compared with conventional methods, our framework is fully automated and can specialize the quantization policy for different neural network architectures and hardware architectures. Our framework effectively reduced the latency by **1.4-1.95** \times and the energy consumption by **1.9** \times with negligible loss of accuracy compared with the fixed bitwidth (8 bits) quantization. Our framework reveals that the optimal policies on different hardware architectures (i.e., edge and cloud architectures) under different resource constraints (i.e., latency, power and model size) are drastically different. We interpreted the implication of different quantization policies, which offer insights for both neural network architecture design and hardware architecture design.

1. Introduction

In many real-time machine learning applications (such as robotics, autonomous driving, and mobile VR/AR), deep neural networks is strictly constrained by the latency, energy,

* indicates equal contributions.




Figure 1: We need **flexible** number of bits for different layers. We quantize MobileNets [12] to different number of bits (both weights and activations), and it lies on a better pareto curve (yellow) than fixed bit quantization (blue). This is because different layers have different redundancy and have different operations per byte on the hardware, which advocates for using flexible bitwidths for different layers.

and model size. In order to improve the hardware efficiency, many researchers have proposed to quantize the weights and activations to low precision [8, 18, 33].

Conventional quantization methods use the same number of bits for all layers [2, 14], but as different layers have different redundancy and behave differently on the hardware (computation bounded or memory bounded), it is necessary to use *flexible* bitwidths for different layers (as shown in Figure 1). This flexibility was originally not supported by chip vendors until recently the hardware manufacturers started to implement this feature: Apple released the A12 Bionic chip that supports flexible bits for the neural network inference [6]; NVIDIA recently introduced the Turing GPU architecture that supports 1-bit, 4-bit, 8-bit and 16-bit arithmetic operations [21]; Imagination launched a flexible neural network IP that supports per-layer bitwidth adjustment for both weights and activations [13]. Besides industry, recently academia also works on the bit-level flexible hardware design: BISMO [26] proposed the bit-serial multiplier to support multiplications of 1 to 8 bits; BitFusion [25] supports

	Inference latency on		
	HW1	HW2	HW3
Best Q. policy for HW1	16.29 ms	85.24 ms	117.44 ms
Best Q. policy for HW2	19.95 ms	64.29 ms	108.64 ms
Best Q. policy for HW3	19.94 ms	66.15 ms	99.68 ms

Table 1: Inference latency of MobileNet-V1 [12] on three hardware architectures under different quantization policies. The quantization policy that is optimized for one hardware is not optimal for the other. This suggests we need a **specialized** quantization solution for different hardware architectures. (HW1: BitFusion [25], HW2: BISMO [26] edge accelerator, HW3: BISMO cloud accelerator, batch = 16).

multiplications of 2, 4, 8 and 16 bits in a spatial manner.

However, a missing part is how to **determine the bitwidth of both weights and activations for each layer on different hardware accelerators**. This is a vast design space: with M different neural network models, each with N layers, on H different hardware platforms, there are in total $\mathcal{O}(H \times M \times 8^{2N})^*$ possible solutions. For a widely used ResNet-50 [9] model, the size of the search space is about 8^{100} , which is even larger than the number of particles in the universe. Conventional methods require domain experts (with knowledge of both machine learning and hardware architecture) to explore the huge design space smartly with rule-based heuristics. For instance, we should retain more bits in the first layer which extracts low level features and in the last layer which computes the final outputs; also, we should use more bits in the convolution layers than in the fully-connected layers because empirically, the convolution layers are more sensitive. As the neural network becomes deeper, the search space increases exponentially, which makes it infeasible to rely on hand-crafted strategies. Therefore, these *rule-based* quantization policies are usually sub-optimal, and they cannot generalize from one model to another. In this paper, we would like to *automate* this exploration process by a *learning-based* framework.

Another great challenge is how to measure the latency and the energy consumption of a given model on the hardware. A widely adopted approach is to rely on some proxy signals (*e.g.*, FLOPs, number of memory references) [12, 24]. However, as different hardware behaves very differently, the performance of a model on the hardware cannot always be accurately reflected by these proxy signals. Therefore, it is important to directly *involve the hardware architecture into the loop*. Also, as demonstrated in Table 1, the quantization solution optimized on one hardware might not be optimal on

*Here, we assume that the bitwidth is between 1 to 8 for both weights and activations.

the other, which raises the demand for *specialized* policies for different hardware architectures.

We propose the **Hardware-Aware Automated Quantization (HAQ)** framework that leverages reinforcement learning to automatically predict the quantization policy given the hardware’s feedback. The RL agent decides the bitwidth of a given neural network in a layer-wise manner. For each layer, the agent receives the layer configuration and statistics as observation, and it then outputs the action which is the bitwidth of weights and activations. We then leverage the hardware accelerator as the environment to obtain the *direct feedback from hardware* to guide the RL agent to satisfy the resource constraints. After all layers are quantized, we finetune the quantized model for one more epoch, and feed the validation accuracy after short-term retraining as the reward signal to our RL agent. During the exploration, we leverage the deep deterministic policy gradient (DDPG) [17] to supervise our RL agent. We studied the quantization policy on multiple hardware architectures: both cloud and edge NN accelerators, with spatial or temporal multi-precision design.

The contribution of this paper has four aspects:

1. **Automation:** We propose an automated framework for quantization, which does not require domain experts and rule-based heuristics. It frees the human labor from exploring the vast search space of choosing bitwidths.
2. **Hardware-Aware:** Our framework involves the hardware architecture into the loop so that it can directly reduce the latency, energy and storage on the target hardware.
3. **Specialization:** For different hardware architectures, our framework can offer a specialized quantization policy that’s exactly tailored for the hardware architecture.
4. **Design Insights:** We interpreted the different quantization policies learned for different hardware architectures. Taking both computation and memory access into account, the interpretation offers insights on both neural network architecture design and hardware architecture design.

2. Related Work

Quantization. There have been extensive explorations on compressing and accelerating deep neural networks using quantization. Han *et al.* [8] quantized the network weights to reduce the model size by rule-based strategies: *e.g.*, they used human heuristics to determine the bitwidths for convolution and fully-connected layers. Courbariaux *et al.* [4] binarized the network weights into $\{-1, +1\}$; Rastegari *et al.* [23] binarized each convolution filter into $\{-w, +w\}$; Zhu *et al.* [33] mapped the network




Figure 2: An overview of our **Hardware-Aware Automated Quantization (HAQ)** framework. We leverage the reinforcement learning to automatically search over the huge quantization design space with hardware in the loop. The agent propose an optimal bitwidth allocation policy given the amount of computation resources (*i.e.*, latency, power, and model size). Our RL agent integrates the hardware accelerator into the exploration loop so that it can obtain the direct feedback from the hardware, instead of relying on indirect proxy signals.

weights into $\{-w_N, 0, +w_P\}$ using two bits; Zhou *et al.* [32] used one bit for network weights and two bits for activations; Jacob *et al.* [14] made use of 8-bit integers for both weights and activations. We refer the reader to the survey paper by Krishnamoorthi *et al.* [16] for a more detailed overview. These conventional quantization methods either simply assign the same number of bits to all layers or require domain experts to determine the bitwidths for different layers, while our framework automates this design process, and our *learning-based* policy outperforms *rule-based* strategies.

AutoML. Many researchers aimed to improve the performance of deep neural networks by searching the network architectures: Zoph *et al.* [34] proposed the Neural Architecture Search (NAS) to explore and design the transformable network building blocks, and their network architecture outperforms several human designed networks; Liu *et al.* [19] introduced the Progressive NAS to accelerate the architecture search by $5\times$ using sequential model-based optimization; Pham *et al.* [22] introduced the Efficient NAS to speed up the exploration by $1000\times$ using parameter sharing; Cai *et al.* [1] introduced the path-level network transformation to effectively search the tree-structured architecture space. Motivated by these AutoML frameworks, He *et al.* [10] leveraged the reinforcement learning to automatically prune the convolution channels. Our framework further explores the automated quantization for network weights and activations, and it takes the hardware architectures into consideration.

Efficient Models. To facilitate the efficient deployment, researchers designed hardware-friendly approaches to slim neural network models. For instance, the coarse-grained channel pruning methods [11, 20] prune away the entire channel of convolution kernels to achieve speedup. Recently, researchers have explicitly optimized for various aspects of hardware properties, including the inference latency and energy: Yang *et al.* [30] proposed the energy-aware pruning to directly optimize the energy consumption of neural networks; Yang *et al.* [31] reduced the inference time of neural networks on the mobile devices through a lookup table. Nevertheless, these methods are still rule-based and mostly focus on pruning. Our framework automates the quantization process by taking hardware-specific metric as direct rewards using a learning based method.

3. Approach

The overview of our proposed framework is in Figure 2. We model the quantization task as a reinforcement learning problem. We used the actor critic model with DDPG agent to give action: bits for each layer. We collect hardware counters, together with accuracy as direct rewards to search the optimal quantization policy for each layer. We have three hardware environments that covers edge and cloud, spatial and temporal architectures for multi-precision accelerator. Below describes the details of the RL formulation.

3.1. Observation (State Space)

Our agent processes the neural network in a layer-wise manner. For each layer, our agent takes two steps: one for weights, and one for activations. In this paper, we introduce a ten-dimensional feature vector O_k as our observation:

If the k^{th} layer is a convolution layer, the state O_k is

$$O_k = (k, c_{\text{in}}, c_{\text{out}}, s_{\text{kernel}}, s_{\text{stride}}, s_{\text{feat}}, n_{\text{params}}, i_{\text{dw}}, i_{\text{w/a}}, a_{k-1}), \quad (1)$$

where k is the layer index, c_{in} is #input channels, c_{out} is #output channels, s_{kernel} is kernel size, s_{stride} is the stride, s_{feat} is the input feature map size, n_{params} is #parameters, i_{dw} is a binary indicator for depthwise convolution, $i_{\text{w/a}}$ is a binary indicator for weight/activation, and a_{k-1} is the action from the last time step.

If the k^{th} layer is a fully-connected layer, the state O_k is

$$O_k = (k, h_{\text{in}}, h_{\text{out}}, 1, 0, s_{\text{feat}}, n_{\text{params}}, 0, i_{\text{w/a}}, a_{k-1}), \quad (2)$$

where k is the layer index, h_{in} is #input hidden units, h_{out} is #output hidden units, s_{feat} is the size of input feature vector, n_{params} is #parameters, $i_{\text{w/a}}$ is a binary indicator for weight/activation, and a_{k-1} is the action from the last step.

For each dimension in the observation vector O_k , we normalize it into $[0, 1]$ to make them in the same scale.

3.2. Action Space

We use a *continuous* action space to determine the bitwidth. The reason that we do not use a *discrete* action space is because it loses the relative order: *e.g.*, 2-bit quantization is more aggressive than 4-bit and even more than 8-bit. At the k^{th} time step, we take the continuous action a_k (which is in the range of $[0, 1]$), and round it into the discrete bitwidth value b_k :

$$b_k = \text{round}(b_{\text{min}} - 0.5 + a_k \times (b_{\text{max}} - b_{\text{min}} + 1)), \quad (3)$$

where b_{min} and b_{max} denote the min and max bitwidth (in our experiments, we set b_{min} to 2 and b_{max} to 8).

Resource Constraints. In real-world applications, we have limited computation budgets (*i.e.*, latency, energy, and model size). We would like to find the quantization policy with the best performance given the constraint.

We encourage our agent to meet the computation budget by limiting the action space. After our RL agent gives actions $\{a_k\}$ to all layers, we measure the amount of resources that will be used by the quantized model. The feedback is directly obtained from the hardware accelerator, which we will discuss in Section 3.3. If the current policy exceeds our resource budget (on latency, power or model size), we will sequentially decrease the bitwidth of each layer until the constraint is finally satisfied.

3.3. Direct Feedback from Hardware Accelerators

An intuitive feedback to our RL agent can be FLOPs or the model size. However, as these proxy signals are indirect, they are not equal to the performance (*i.e.*, latency, energy consumption) on the hardware. Cache locality, number of kernel calls, memory bandwidth all matters. Proxy feedback can not model these hardware functionality to find the specialized strategies (see Table 1).

Instead, we use direct latency and energy feedback from hardware accelerators to optimize the performance, which enables our RL agent to determine the bitwidth allocation policy from the subtle differences between different layers: *e.g.*, vanilla convolution has more data reuse and locality, while depthwise convolution [3] has less reuse and worse locality, which makes it memory bounded.

3.4. Quantization

We linearly quantize the weights and activations of each layer using the action a_k given by our agent, as linearly quantized model only need fixed point arithmetic unit which is efficient.

Specifically, for each weight value w in the k^{th} layer, we first truncate it into the range of $[-c, c]$, and we then quantize it linearly into a_k bits:

$$\text{quantize}(w, a_k, c) = \text{round}(\text{clamp}(w, c)/s) \times s, \quad (4)$$

where $\text{clamp}(\cdot, x)$ is to truncate the values into $[-x, x]$, and the scaling factor s is defined as

$$s = c/(2^{a_k-1} - 1). \quad (5)$$

In this paper, we choose the value of c by finding the optimal value x that minimizes the KL-divergence between the original weight distribution W_k and the quantized weight distribution $\text{quantize}(W_k, a_k, x)$:

$$c = \arg \min_x \mathcal{D}_{\text{KL}}(W_k \parallel \text{quantize}(W_k, a_k, x)), \quad (6)$$

where $\mathcal{D}_{\text{KL}}(\cdot \parallel \cdot)$ is the KL-divergence that characterizes the distance between two distributions. As for activations, we quantize the values similarly except that we truncate them into the range of $[0, c]$, not $[-c, c]$ since the activation values (which are the outputs of the ReLU layers) are non-negative.

3.5. Reward Signal

After quantization, we retrain the quantized model for one more epoch to recover the performance. We define our reward function \mathcal{R} to be directly related to the accuracy:

$$\mathcal{R} = \lambda \times (\text{acc}_{\text{quant}} - \text{acc}_{\text{origin}}), \quad (7)$$

where $\text{acc}_{\text{origin}}$ is the accuracy of the original model, $\text{acc}_{\text{quant}}$ is the accuracy of the quantized model after finetuning, and λ is a scaling factor which is set to 0.1 in our experiments.

3.6. Agent

As for our agent, we leverage the deep deterministic policy gradient (DDPG) [17], which is an off-policy actor-critic algorithm for continuous control problem. We apply a variant form of the Bellman’s Equation, where each transition in an episode is defined as

$$T_k = (O_k, a_k, \mathcal{R}, O_{k+1}). \quad (8)$$

During exploration, the Q -function is computed as

$$\hat{Q}_k = \mathcal{R}_k - \mathcal{B} + \gamma \times Q(O_{k+1}, w(O_{k+1}) | \theta^Q), \quad (9)$$

and the gradient signal can be approximated using

$$\mathcal{L} = \frac{1}{N_s} \sum_{k=1}^{N_s} (\hat{Q}_k - Q(O_k, a_k | \theta^Q))^2, \quad (10)$$

where N_s denotes the number of steps in this episode, the baseline \mathcal{B} is defined as an exponential moving average of all previous rewards in order to reduce the variance of the gradient estimation, and the discount factor γ is set to 1 to avoid over-prioritizing the short-term rewards.

3.7. Implementation Details

In this section, we present some implementation details about RL exploration and finetuning quantized models.

Agent. The DDPG agent consists of an actor network and a critic network. Both follow the same network architecture: they take the state vector and the action from the last time step as inputs and feed them into two separate fully-connected layers with hidden sizes of 400. After that, we add the two hidden vectors together and go through another two fully-connected layers with hidden sizes of $\{300, 1\}$. As for the actor network, we use an additional sigmoid function to project the output into the range of $[0, 1]$.

Exploration. Optimization of the DDPG agent is carried out using ADAM [15] with $\beta_1 = 0.9$ and $\beta_2 = 0.999$. We use a fixed learning rate of 10^{-4} for the actor network and 10^{-3} for the critic network. During exploration, we employ the following stochastic process of the noise:

$$w'(O_k) \sim \mathcal{N}_{\text{trunc}}(w(O_k | \theta_k^w), \sigma^2, 0, 1), \quad (11)$$

where $\mathcal{N}_{\text{trunc}}(\mu, \sigma, a, b)$ is the truncated normal distribution, and w is the model weights. The noise σ is initialized as 0.5, and after each episode, the noise is decayed exponentially with a decay rate of 0.99.

Finetuning. During exploration, we finetune the quantized model for one epoch to help recover the performance (using SGD with a fixed learning rate of 10^{-3} and momentum of

	Hardware	Batch	PE Array	AXI port	Block RAM
Edge	Zynq-7020	1	8×8	4×64b	140×36Kb
Cloud	VU9P	16	16×16	4×256b	2160×36Kb

Table 2: The configurations of edge and cloud accelerators.

0.9). We randomly select 100 categories from ImageNet [5] to accelerate the model finetuning during exploration. After exploration, we quantize the model with our best policy and finetune it on the full dataset.

4. Experiments

We conduct extensive experiments to demonstrate the consistent effectiveness of our framework for multiple objectives: *latency*, *energy* and *model size*.

Datasets and Models. Our experiments are performed on the ImageNet [5] dataset. As our focus is on more efficient models, we extensively study the quantization of MobileNet-V1 [12] and MobileNet-V2 [24]. Both MobileNets are inspired from the depthwise separable convolutions [3] and replace the regular convolutions with the *pointwise* and *depthwise* convolutions: MobileNet-V1 stacks multiple “*depthwise – pointwise*” blocks repeatedly; while MobileNet-V2 uses the “*pointwise – depthwise – pointwise*” blocks as its basic building primitives.

4.1. Latency-Constrained Quantization

We first evaluate our framework under latency constraints on two representative hardware architectures: spatial and temporal architectures for multi-precision CNN:

Temporal Architecture. Bit-Serial Matrix Multiplication Overlay (BISMO)[†] proposed by Yaman *et al.* [26] is a classic temporal design of neural network accelerator on FPGA. It introduces bit-serial multipliers which are fed with one-bit digits from 256 weights and corresponding activations in parallel at one time and accumulates their partial products by shifting over time.

Spatial Architecture. BitFusion architecture[‡] proposed by Hardik *et al.* [25] is a state-of-the-art spatial ASIC design for neural network accelerator. It employs a 2D systolic array of Fusion Units which spatially sum the shifted partial products of two-bit elements from weights and activations.

4.1.1 Quantization policy for BISMO Architecture

Inferencing the neural networks on edge devices and cloud servers can be quite different, since the tasks on the

[†]<https://github.com/EECS-NTNU/bismo>

[‡]<https://github.com/hsharma35/bitfusion>

	Bitwidths	Edge Accelerator						Cloud Accelerator					
		MobileNet-V1			MobileNet-V2			MobileNet-V1			MobileNet-V2		
		Acc.-1	Acc.-5	Latency	Acc.-1	Acc.-5	Latency	Acc.-1	Acc.-5	Latency	Acc.-1	Acc.-5	Latency
PACT [2]	4 bits	62.44	84.19	45.45 ms	61.39	83.72	52.15 ms	62.44	84.19	57.49 ms	61.39	83.72	74.46 ms
Ours	<i>flexible</i>	67.40	87.90	45.51 ms	66.99	87.33	52.12 ms	65.33	86.60	57.40 ms	67.01	87.46	73.97 ms
PACT [2]	5 bits	67.00	87.65	57.75 ms	68.84	88.58	66.94 ms	67.00	87.65	77.52 ms	68.84	88.58	99.43 ms
Ours	<i>flexible</i>	70.58	89.77	57.70 ms	69.40	88.84	66.92 ms	69.97	89.37	77.49 ms	69.45	88.94	99.07 ms
PACT [2]	6 bits	70.46	89.59	70.67 ms	71.25	90.00	82.49 ms	70.46	89.59	99.86 ms	71.25	90.00	127.07 ms
Ours	<i>flexible</i>	71.20	90.19	70.35 ms	71.34	90.04	82.34 ms	71.20	90.08	99.66 ms	71.85	90.24	127.03 ms
Original	8 bits	70.82	89.85	96.20 ms	71.81	90.25	115.84 ms	70.82	89.85	151.09 ms	71.81	90.25	189.82 ms

Table 3: Latency-constrained quantization on BISMO (edge accelerator and cloud accelerator) on ImageNet. Our framework can reduce the latency by $1.4\times$ to $1.95\times$ with negligible loss of accuracy compared with the fixed bitwidth (8 bits) quantization.




Figure 3: Quantization policy under latency constraints for MobileNet-V1. On edge accelerator, our RL agent allocates *less* activation bits to the depthwise convolutions, which echos that the depthwise convolutions are memory bounded and the activations dominates the memory access. On cloud accelerator, our agent allocates *more* bits to the depthwise convolutions and allocates *less* bits to the pointwise convolutions, as cloud device has more memory bandwidth and high parallelism, the network appears to be computation bounded.

cloud servers are more intensive and the edge devices are usually limited to low computation resources and memory bandwidth. We use Xilinx Zynq-7020 FPGA [29] as our

edge device and Xilinx VU9P [28] as our cloud device. Table 2 shows our experiment configurations on these two platforms along with their available resources.

As for comparison, we adopt the PACT [2] as our baseline, which uses the same number of bits for all layers except for the first layer which extracts the low level features, they use 8 bits for both weights and activations as it has fewer parameters and is very sensitive to errors. We follow a similar setup as PACT: we quantize the weights and activations of the first and last layer to 8 bits and explore the bitwidth allocation policy for all the other layers. Under the same latency, HAQ consistently achieved better accuracy than the baseline on both the cloud and the edge (Table 3). With similar accuracy, HAQ can reduce the latency by $1.4\times$ to $1.95\times$ compared with the baseline.

Interpreting the quantization policy. Our agent gave quite different quantization policy for edge and cloud accelerators (Figure 3). For the activations, the depthwise convolution layers are assigned much less bitwidth than the pointwise layers on the edge; while on the cloud device, the bitwidth of these two types of layers are similar to each other. For weights, the bitwidth of these types of layers are nearly the same on the edge; while on the cloud, the depthwise convolution layers are assigned much more bitwidth than the pointwise convolution layers.

We explain the difference of quantization policy between edge and cloud by the roofline model [27]. Many previous works use FLOPs or BitOPs as metrics to measure computation complexity. However, they are not able to directly reflect the latency, since there are many other factors influencing the hardware performance, such as memory access cost and degree of parallelism [24, 20]. Taking computation and memory access into account, the roofline model assumes that applications are either computation-bound or memory




Figure 4: Quantization policy under latency constraints for MobileNet-V2 on BISMO. Similar to Figure 3, depthwise layer is assigned with fewer bits on the edge accelerator, and pointwise layer is assigned with fewer bits on the cloud accelerator.

	Weights	Activations	Acc.-1	Acc.-5	Latency
PACT [2]	4 bits	4 bits	62.44	84.19	7.86 ms
Ours	<i>flexible</i>	<i>flexible</i>	67.45	87.85	7.86 ms
PACT [2]	6 bits	4 bits	67.51	87.84	11.10 ms
Ours	<i>flexible</i>	<i>flexible</i>	70.40	89.69	11.09 ms
PACT [2]	6 bits	6 bits	70.46	89.59	19.99 ms
Ours	<i>flexible</i>	<i>flexible</i>	70.90	89.95	19.98 ms
Original	8 bits	8 bits	70.82	89.85	20.08 ms

Table 4: Latency-constrained quantization on BitFusion (MobileNet-V1 on ImageNet). Our framework can reduce the latency by $2\times$ with almost no loss of accuracy compared with the fixed bitwidth (8 bits) quantization.

bandwidth-bound, if not fitting in on-chip caches, depending on their operation intensity. Operation intensity is measured as operations (MACs in neural networks) per DRAM byte accessed. A lower operation intensity indicates suffering more from the memory access.

The bottom of Figure 3 shows the operation intensities (OPs per Byte) of convolution layers in the MobileNet-V1. Depthwise convolution is a memory bounded operation, and the pointwise convolution is a computation bounded operation. Our experiments show that when running MobileNet-V1 on the edge devices with small batch size, its latency is dominated by the depthwise convolution layers. Since the feature maps take a major proportion in the memory of depthwise convolution layers, our agent gives the activations

	Weights	Activations	Acc.-1	Acc.-5	Energy
PACT [2]	4 bits	4 bits	62.44	84.19	13.47 mJ
Ours	<i>flexible</i>	<i>flexible</i>	64.78	85.85	13.69 mJ
PACT [2]	6 bits	4 bits	67.51	87.84	16.57 mJ
Ours	<i>flexible</i>	<i>flexible</i>	70.37	89.40	16.30 mJ
PACT [2]	6 bits	6 bits	70.46	89.59	26.80 mJ
Ours	<i>flexible</i>	<i>flexible</i>	70.90	89.73	26.67 mJ
Original	8 bits	8 bits	70.82	89.95	31.03 mJ

Table 5: Energy-constrained quantization on BitFusion (MobileNet-V1 on ImageNet). Our framework reduces the power consumption by $2\times$ with nearly no loss of accuracy compared with the fixed bitwidth quantization.

less bits. In contrast, when running MobileNet-V1 on the cloud with large batch size, both two types of layers have nearly the equal influence on the speed. Therefore, our agent tries to reduce the bitwidth of both activation and weights. However, since the weights of the depthwise convolution layers takes a small proportion of the memory, our agent increases their bitwidth to preserve the network accuracy at low memory overhead. A similar phenomenon can be observed in Figure 4 for quantizing MobileNet-V2. Moreover, since the activation size in the deeper layers gets smaller, they get assigned more bits. Another interesting phenomenon we discover in Figure 4 is that the downsample layer gets assigned more activation bits than the adjacent layer. This is because down-sampled layers are more prone to lose information,

	Weights	MobileNet-V1			MobileNet-V2			ResNet-50		
		Acc.-1	Acc.-5	Model Size	Acc.-1	Acc.-5	Model Size	Acc.-1	Acc.-5	Model Size
Han <i>et al.</i> [8]	2 bits	37.62	64.31	1.09 MB	58.07	81.24	0.96 MB	68.95	88.68	6.32 MB
Ours	<i>flexible</i>	57.14	81.87	1.09 MB	66.75	87.32	0.95 MB	70.63	89.93	6.30 MB
Han <i>et al.</i> [8]	3 bits	65.93	86.85	1.60 MB	68.00	87.96	1.38 MB	75.10	92.33	9.36 MB
Ours	<i>flexible</i>	67.66	88.21	1.58 MB	70.90	89.76	1.38 MB	75.30	92.45	9.22 MB
Han <i>et al.</i> [8]	4 bits	71.14	89.84	2.10 MB	71.24	89.93	1.79 MB	76.15	92.88	12.40 MB
Ours	<i>flexible</i>	71.74	90.36	2.07 MB	71.47	90.23	1.79 MB	76.14	92.89	12.14 MB
Original	32 bits	70.90	89.90	16.14 MB	71.87	90.32	13.37 MB	76.15	92.86	97.49 MB

Table 6: Model size-constrained quantization on ImageNet. Compared with Deep Compression [7], our framework achieves higher accuracy under similar model size (especially under high compression ratio).




Figure 5: Quantization policy under model size constraints for MobileNet-V2. Our RL agent allocates *more* bits to the depthwise convolutions, since depthwise convolutions have *fewer* number of parameters.

so our agent learns to assign more bits to the activations to compensate.

4.1.2 Quantization policy for BitFusion Architecture

In order to demonstrate the effectiveness of our framework on different hardware architectures, we further compare our framework with PACT [2] under the latency constraints on the BitFusion [25] architecture. As demonstrated in Table 4, our framework performs much better than the hand-craft policy with the same latency. It can achieve almost no degradation of accuracy with only half of the latency used by the original MobileNet-V1 model (from **20.08** to **11.09** ms). Therefore, our framework is indeed very flexible and can be applied to different hardware platforms.

4.2. Energy-Constrained Quantization

We then evaluate our framework under the energy constraints on the BitFusion [25] architecture. Similar to the latency-constrained experiments, we compare our framework with PACT [2] which uses fixed number of bits for both weights and activations. From Table 5, we can clearly see that our framework outperforms the rule-based baseline: it achieves much better performance while consuming similar amount of energy. In particular, our framework is able to

achieve almost no loss of accuracy with nearly half of the energy consumption of the original MobileNet-V1 model (from **31.03** to **16.57** mJ), which suggests that flexible bitwidths can indeed help reduce the power consumption.

4.3. Model Size-Constrained Quantization

Finally, we evaluate our framework under the model size constraints. Following Han *et al.* [8], we employ the k -means algorithm to quantize the values into k different centroids instead of using the linear quantization for compression.

We compare our framework with Deep Compression [8] on MobileNets and ResNet-50. From Table 6, we can see that our framework performs much better than Deep Compression: it achieves higher accuracy with the same model size. For MobileNets which are already very compactly designed, our framework can preserve the performance to some extent; while Deep Compression significantly degrades the performance especially when the model size is very small. For instance, when Deep Compression quantizes the weights of MobileNet-V1 to 2 bits, the accuracy drops significantly from 70.90 to **37.62**; while our framework can still achieve **57.14** of accuracy with the same model size, which is because our framework makes full use of the flexible bitwidths.

Discussions. In Figure 5, we visualize the bitwidth allocation strategy for MobileNet-V2. From this figure, we can observe that our framework assigns *more* bitwidths to the weights in depthwise convolution layers than pointwise convolution layers. Intuitively, this is because the number of parameters in the former is much smaller than the latter. Comparing Figure 4 and Figure 5, the policies are drastically different under different optimization objectives (**fewer** bitwidths for depthwise convolutions under *latency* optimization, **more** bitwidths for depthwise convolutions under *model size* optimization). Our framework succeeds in learning to adjust its bitwidth policy under different constraints.

5. Conclusion

In this paper, we propose **Hardware-Aware Automated Quantization (HAQ)**, an automated framework for quantization which does not require any domain experts and rule-based heuristics. We provide a learning based method that can search the quantization policy with hardware feedback. Compared with indirect proxy signals, our framework can offer a specialized quantization solution for different hardware platforms. Extensive experiments demonstrate that our framework performs better than conventional rule-based approaches for multiple objectives: latency, energy and model size. Our framework reveals that the optimal policies on different hardware architectures are drastically different, and we interpreted the implication of those policies. We believe the insights will inspire the future software and hardware co-design for efficient deployment of deep neural networks.

Acknowledgements. We thank MIT Quest for Intelligence, Xilinx, Samsung, Intel, ARM, Qualcomm, and SONY for supporting this research. We thank Google Cloud and AWS for providing the computation resource.

References

- [1] H. Cai, J. Yang, W. Zhang, S. Han, and Y. Yu. Path-Level Network Transformation for Efficient Architecture Search. In *ICML*, 2018. 3
- [2] J. Choi, Z. Wang, S. Venkataramani, P. I.-J. Chuang, V. Srinivasan, and K. Gopalakrishnan. PACT: Parameterized Clipping Activation for Quantized Neural Networks. *arXiv*, 2018. 1, 6, 7, 8
- [3] F. Chollet. Xception - Deep Learning with Depthwise Separable Convolutions. In *CVPR*, 2017. 4, 5
- [4] M. Courbariaux, I. Hubara, D. Soudry, R. El-Yaniv, and Y. Bengio. Binarized Neural Networks: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1. *arXiv*, 2016. 2
- [5] J. Deng, W. Dong, R. Socher, L.-J. Li, K. Li, and F.-F. Li. ImageNet - A large-scale hierarchical image database. In *CVPR*, 2009. 5
- [6] EENews. Apple describes 7nm a12 bionic chips, 2018. 1
- [7] S. Han. *Efficient Methods and Hardware for Deep Learning*. PhD thesis, 2017. 8
- [8] S. Han, H. Mao, and W. Dally. Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding. In *ICLR*, 2016. 1, 2, 8
- [9] K. He, X. Zhang, S. Ren, and J. Sun. Deep Residual Learning for Image Recognition. In *CVPR*, 2016. 2
- [10] Y. He, J. Lin, Z. Liu, H. Wang, L.-J. Li, and S. Han. AMC: AutoML for Model Compression and Acceleration on Mobile Devices. In *ECCV*, 2018. 3
- [11] Y. He, X. Zhang, and J. Sun. Channel pruning for accelerating very deep neural networks. In *International Conference on Computer Vision (ICCV)*, volume 2, 2017. 3
- [12] A. G. Howard, M. Zhu, B. Chen, D. Kalenichenko, W. Wang, T. Weyand, M. Andreetto, and H. Adam. MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications. *arXiv*, 2017. 1, 2, 5
- [13] Imagination. Powervr neural network accelerator, 2018. 1
- [14] B. Jacob, S. Kligys, B. Chen, M. Zhu, M. Tang, A. G. Howard, H. Adam, and D. Kalenichenko. Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference. In *CVPR*, 2018. 1, 3
- [15] D. Kingma and J. Ba. Adam - A Method for Stochastic Optimization. In *ICLR*, 2015. 5
- [16] R. Krishnamoorthi. Quantizing deep convolutional networks for efficient inference - A whitepaper. *arXiv*, 2018. 3
- [17] T. Lillicrap, J. J. Hunt, A. Pritzel, N. Heess, T. Erez, Y. Tassa, D. Silver, and D. Wierstra. Continuous control with deep reinforcement learning. In *ICLR*, 2016. 2, 5
- [18] J. Lin, Y. Rao, J. Lu, and J. Zhou. Runtime Neural Pruning. In *NIPS*, 2017. 1
- [19] C. Liu, B. Zoph, M. Neumann, J. Shlens, W. Hua, L.-J. Li, L. Fei-Fei, A. Yuille, J. Huang, and K. Murphy. Progressive Neural Architecture Search. In *ECCV*, 2018. 3
- [20] Z. Liu, J. Li, Z. Shen, G. Huang, S. Yan, and C. Zhang. Learning efficient convolutional networks through network slimming. In *Computer Vision (ICCV), 2017 IEEE International Conference on*, pages 2755–2763. IEEE, 2017. 3, 6
- [21] Nvidia. Nvidia tensor cores, 2018. 1
- [22] H. Pham, M. Y. Guan, B. Zoph, Q. V. Le, and J. Dean. Efficient Neural Architecture Search via Parameter Sharing. In *ICML*, 2018. 3
- [23] M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi. XNOR-Net - ImageNet Classification Using Binary Convolutional Neural Networks. In *ECCV*, 2016. 2
- [24] M. Sandler, A. Howard, M. Zhu, A. Zhmoginov, and L.-C. Chen. MobileNetV2: Inverted Residuals and Linear Bottlenecks. In *CVPR*, 2018. 2, 5, 6
- [25] H. Sharma, J. Park, N. Suda, L. Lai, B. Chau, V. Chandra, and H. Esmailzadeh. Bit fusion: Bit-level dynamically composable architecture for accelerating deep neural network. In *ISCA*, 2018. 1, 2, 5, 8
- [26] Y. Umuroglu, L. Rasnayake, and M. Sjalander. Bismo: A scalable bit-serial matrix multiplication overlay for reconfigurable computing. In *FPL*, 2018. 1, 2, 5

- [27] S. Williams, A. Waterman, and D. Patterson. Roofline: an insightful visual performance model for multicore architectures. *Communications of the ACM*, 52(4):65–76, 2009. 6
- [28] Xilinx. Ultrascale architecture and product data sheet: Overview, 2018. 6
- [29] Xilinx. Zynq-7000 soc data sheet: Overview, 2018. 6
- [30] T.-J. Yang, Y.-H. Chen, and V. Sze. Designing energy-efficient convolutional neural networks using energy-aware pruning. *arXiv*, 2016. 3
- [31] T.-J. Yang, A. Howard, B. Chen, X. Zhang, A. Go, M. Sandler, V. Sze, and H. Adam. Netadapt: Platform-aware neural network adaptation for mobile applications. In *ECCV*, 2018. 3
- [32] S. Zhou, Z. Ni, X. Zhou, H. Wen, Y. Wu, and Y. Zou. DoReFa-Net - Training Low Bitwidth Convolutional Neural Networks with Low Bitwidth Gradients. *arXiv*, 2016. 3
- [33] C. Zhu, S. Han, H. Mao, and W. Dally. Trained Ternary Quantization. In *ICLR*, 2017. 1, 2
- [34] B. Zoph and Q. V. Le. Neural Architecture Search with Reinforcement Learning. In *ICLR*, 2017. 3